产品中心
专注于运动控制数据采集和
设备物联等技术应用
| Specifications | |||
| Processor & System | |||
| CPU | Single or dual μFC-BGA quad-core Intel® Core™ i7-4700 EQ processors, 2.4/1.7GHz, 6MB L3 cache, 47/37W TDP | ||
| Chipset | Intel® QM87 Express Chipset | ||
| Memory | Dual channel DDR3L-1600 SDRAM with ECC, 16GB per CPU | ||
| BIOS | AMI® EFI BIOS, 16MB SPI flash memory | ||
VITA Standards | VITA 46.0 VPX Base Standard VITA 46.4 PCI Express on VPX Fabric Connector VITA 46.6 Gigabit Ethernet Control Plane on VPX VITA 46.9 PMC/XMC/Ethernet Signal Mapping to 3U/6U VPX VITA 46.10 Rear Transition Module on VPX VITA 46.11 (draft) System Management on VPX VITA 48.0 Ruggedized Enhanced Design Implementation Mechanical Base Specification: VITA 65 OpenVPX Archite cture Framework for VPX | ||
| Module Profile | MOD6-PAY-4F1Q2U2T-12.2.1-8 | ||
| Slot Profile | SLT6-PAY-4F1Q2U2T-10.2.1 | ||
Connectivity | |||
Ethernet | Four Fat Pipes 10GbE with RDMA to P1 for Data Plane by Mellanox ConnectX-3 Intel® 82580EB Quad GbE controller on PCIe 2.0 x4 Two 1000BASE-T to P4/P5 for CPU-A, two to P4/P6 for CP U-B Two 1000BASE-BX/KX to P5 for CPU-A, two to P6 for CPU- B for Control Plane Intel® I217-LM PHY controller, one GbE with iAMT to P4 per CPU | ||
| PCI Express | PCIe x8 or 2x PCIe 2.0 x4 (Gen2) with DMA to P2 data p lane from IDT 32-lane Gen2 switch per CPU | ||
| Graphics | Integrated in Intel® processor with DX11.1 and OCL1.2 One VGA port on front panel (air cooled version only) Two DVI/HDMI routed to rear per CPU All graphics interfaces are independent channels Supports three independent displays | ||
| USB | One USB 3.0 port on front panel (air cooled version on ly) Two USB 3.0 and two USB 2.0 routed to rear per CPU | ||
| PS/2 | PS/2 Keyboard Mouse to rear per CPU | ||
| Serial Port | One RJ-45 RS-232 port on front panel One RS-232/422 serial port routed to rear per CPU | ||
| Audio | High Definition Audio Line-in and Line-out signals rou ted to rear per CPU | ||
